


CHAPTER 2

Transistors (bipolar)

Physics 123
PROBLEM SET #4 - SOLUTIONS

2.1

Assume the transistor is in the active region (i.e., don't worry about bias), and apply a wiggle ΔV_E at the emitter:



Make a change ΔV_E ; then

$$\Delta V_B = \Delta V_E$$

$$\Delta I_B = \Delta V_B / R_s = \Delta V_E / R_s$$

$$\text{but } \Delta I_C = h_{fe} \Delta I_B$$

$$\text{and } I_E = I_B + I_C$$

$$\text{so, } \Delta I_E = \Delta I_B + \Delta I_C = \frac{\Delta V_E}{R_s} (1 + h_{fe}) = \frac{\Delta V_E}{R_s} (1 + h_{fe})$$

giving an output resistance (small signal - incremental) of

$$r_e = \frac{\Delta V_E}{\Delta I_E} = \frac{R_s}{1 + h_{fe}}$$

To generalize to impedances, replace R_s by Z_s

I_E by I_E

V_E by V_E

V_B by V_B


I_B by I_B

2.2

① choose V_B : 5.6 volts

② want $\Delta I_E = 25\text{mA}$ to produce a ΔV_B less than 0.2V; since this $\Rightarrow \Delta I_B$ of $\approx 0.25\text{mA}$, the base divider must look like $\approx 800\Omega$

③ Include emitter resistor for small emitter current in absence of external load



④ $R_c = 200\Omega$ for current limiting

2.3


Worst-case (minimum zener current) is

$$V_{in} = 20V, I_{out} = 100mA.$$

$$\text{Thus, } R = \frac{V_R}{I} = \frac{20-10}{0.110} = \underline{91\Omega}, 2.5W$$

Power: Worst-case is $V_{in} = 25V, I_{out} = 0mA.$

$$\text{Then } P_{ZENER} = I_Z V_Z = \frac{25-10}{R} \times 10 = \underline{1.65 \text{ Watts}}$$



2.4

Assume $h_{FE} \approx 100.$ Then, as before,


R_B determined by

$$\frac{20-10.7}{R_B} = \frac{100mA}{h_{FE}} + 10mA = 11mA$$

$$\Rightarrow R_B = \underline{850\Omega}, \frac{1}{4}W$$

R_C limits current; $R_C = \underline{68\Omega}, 1W$ is good

(transistor still in active region - $V_{CE} = 3.2V$ - at max load)



Power: Worst-case for transistor is $V_{in} = 25V, I_O = 100mA$

$$P_T = 0.8W$$


Worst-case for zener is $V_{in} = 25V, I_O = 0mA$

$$P_Z = 0.18W$$

% change in $I_Z, 11mA \rightarrow 10mA : 10\%$

$$\text{Previous circuit: } \begin{cases} \% \Delta I_Z = 1000\% (110mA \rightarrow 10mA) \\ P_T = 0 \\ P_Z = 1.65W \end{cases}$$

2.5



2.6


For $\pm 1\%$ variation with $\pm 5\text{V}$ load variations, need 500Ω in series with a resistor. "Constant to 1%" might mean $\pm \frac{1}{2}\%$, in which case you need 1000Ω + resistor.

2.7


Take the $\pm \frac{1}{2}\%$ specification:

$P_R = 10\text{W}$

$P_{load} (\text{max.}) = 10\text{W} \times 0.01 = 0.1\text{W}$




2.8



Output compliance $\approx 10.4\text{V}$ ($V_{CE(\text{SAT})} \approx 0.2\text{V}$)

2.9



V_c at the bias point is $V_{cc}/2$
 For V_c to drop to zero the voltage across R_c must double, $\Rightarrow I_c$ must double

$$I_c \propto e^{V_{BE}/V_T}$$

$\Rightarrow V_{BE}$ must change by $V_T \log 2$

Instead, V_{BE} is fixed, and the temperature changes the effective V_{BE} (at the rate of 2.1 mV/degC).

$$\Rightarrow \Delta T = \frac{V_T \log 2}{2.1 \text{ mV}} = \frac{25.3 \times 0.69}{2.1} = 8.3 \text{ degC.}$$

2.10 (same circuit as 2.9)


$$\text{Gain} = \frac{R_c}{r_e} \quad r_e = \text{intrinsic emitter resistance} \approx \frac{0.025}{I_c (\text{amps})}$$

$$G = \frac{R_c}{0.025/I_c} = \frac{R_c I_c}{0.025}$$

Collector biased to $V_{cc}/2$ has $V_{cc} - V_c = R_c I_c = V_{cc}/2$

$$\Rightarrow G = \frac{V_{cc}}{2 \times 0.025} = 20 V_{cc}$$

2.11



i) Tuned circuit

$$LC_2 = \frac{1}{\omega^2} \quad C_2 = \frac{1}{\omega^2 L} = \frac{1}{40 \times 10^{10} \times 10^{-3}} = 2500 \text{ pF}$$

Tuned amplifier: gain at DC = 0
gain at 100kHz (when parallel LC circuit has infinite impedance)

$$is: \quad G(100\text{kHz}) = \frac{R_c}{r_e} \approx 250$$

ii) Bias the emitter to +2.2V $\Rightarrow R_E = \frac{2.2\text{V}}{1.0\text{mA}} = 2.2\text{K}$

iii) The base is then at 2.8V; 0.1mA divider current will suffice (ten times the base current)

$$\Rightarrow R_2 = 27\text{K}, \quad R_1 = 120\text{K}$$

iv) C_3 should be chosen so that $|X_{C_3}| \ll r_e \approx 25\Omega$

$$\Rightarrow C_3 \gg \frac{1}{\omega r_e} = \frac{1}{8 \times 10^5 \times 25} = 0.6 \times 10^{-7}. \quad \text{Choose } 1.0\mu\text{F}$$


v) $Z_{in} = (\beta + 1)r_e \parallel (R_1 \parallel R_2) = 2.5\text{k} \parallel 20\text{k} = 2.5\text{k} \text{ (100kHz)}$

C_1 should be chosen so that $|X_{C_1}| \ll Z_{in}$

$$\Rightarrow C_1 \gg \frac{1}{\omega Z_{in}} = \frac{1}{6 \times 10^5 \times 2500} = 0.6 \times 10^{-9} \quad \text{Choose } 0.01\mu\text{F}$$

NB Since the amplifier is only required to work at high frequencies, quiescent biasing of the collector to $V_{cc}/2$ is not required. Indeed the collector here is at V_{cc} when no signal is applied.

2.12



10 μA flows through Q_2 and Q_3 and hence through R .

This introduces a ΔV_{BE} of:

$$10\mu\text{A} \times 1.8\text{K} = 18\text{mV} \text{ between } Q_1 \text{ and } Q_2$$

From figure 2.51, the ratio of collector currents is 0.5 at 25°C

This agrees with the 10 μA / 20 μA ratio claimed.

2.13 $G_{diff} = \frac{R_c}{2(R_E + r_e)}$ is maximum when $R_E = 0$.

$$r_e = \frac{0.025}{I_c \text{ (amps)}} \Rightarrow G_{diff} = \frac{R_c I_c}{2 \times 0.025} = 20 R_c I_c = 20 V_{R_c}$$

where V_{R_c} is the voltage across the collector load resistor at the quiescent bias point.

Similarly $CMRR = \frac{R_1}{R_E + r_e}$ is max for $R_E = 0$

$$CMRR = \frac{R_1}{r_e} = \frac{R_1 I_c}{0.025} = 40 R_1 I_c = 20 V_{R_1}$$

where V_{R_1} is the voltage across R_1 , (NB $2I_c$ flows thro' R_1 .)

2.14 Miller effect is introduced by capacitive coupling between C and B. This will only limit the high frequency performance of an amplifier stage when there are signals at both the collector and base. It is therefore completely absent in both grounded collector and grounded base configurations.

Fig 2.72 A Q_1 : gnd C.

Q_2 : gnd B.

to 2.4V

Fig 2.72 B Q_1 : gnd C (C is tied to by the cascode Q_2)


Q_2 : gnd B.

CH2 BAD CIRCUITS

- No bias ; wrong transistor polarity ; wrong polarity.
- Zener has no bias current
- Transistors interchanged : emitters to output.
- Wrong polarity.
- +5v will burn out both bases : - limiting R needed.
- Bad bias on Q_2 .
- Lower transistor is a clamp, not current source.
- Q_2 has no bias : - needs R from B_2 to $-V_{EE}$.
- Thermally unstable. (works well for differential amp with current mirror)


CH2 Additional Exercises

AE2-1



note: diode must be on "high" side of resistors - why?

AE 2



c.) What is I_{LOAD} ?
 $= V_E / R_E \approx \frac{1V}{1.5k} = 0.67mA = I_E \approx I_C$

Compliance: from about 1.2V ($V_E + V_{SAT}$) to +10V

b.) Variation with β :

- β varies from 50 to 100: how much variation in I_C
- 1 - Affects I_C directly, since $I_E = I_C + I_B$
- 2 - Affects I_C indirectly by altering V_B and thus V_E and thus I_E .

→ 1 - Effect on I_C : $I_E = I_B + \frac{I_C}{\beta}$: If β varies from 50 to 100,
 I_E varies from 102% of I_C to 101% of I_C ;
 i.e. if I_E is fixed, I_C varies by **1%** (with β)

2 - Indirect effect on I_C :
 Loading of base divider varies with β .

These sum
 $\sim +1.8\%$ with β

$$V_{TH} \approx \frac{8.2k \parallel 1.6k}{8.2k + 1.6k} \cdot 10V \approx 1.3k \cdot \frac{1.6}{9.8} \cdot 10V = 1.6V$$

$$\Delta I_B \approx \frac{I_C}{100} - \frac{I_C}{50} = -\frac{I_C}{100}$$

$$\approx \frac{I_E}{100} \approx \frac{0.67mA}{100} = 6.7\mu A$$

$$\Delta V_B = \Delta I_B \cdot R_{TH} \approx 6.7\mu A \cdot 1.3k = 8mV$$

If this is passed to V_E , to alter I_E ,
 variation is $\frac{8mV}{1V} = \frac{8}{100} =$ **0.8%**
 (with β)

c.) Early Effect

$$\Delta V_{BE} = -10^{-4} \Delta V_{CE}$$

ΔV_{CE} over compliance range is 9V $\Rightarrow \Delta V_{BE}$ if I_C fixed
 would be $-0.9mV$

But this change in V_E (since V_B is fixed and I_C is not)
 $\Rightarrow 0.09\%$ change, or about **0.1%**


d.) Temp Effect

1 - Assuming h_{FE} constant: as for Early, first assume I_C fixed: $\Rightarrow \Delta V_{BE} = -2.1mV$
 $\Rightarrow \Delta I_E = \Delta V_E / R_E = +\frac{2.1mV}{1.5k} \approx$ **1.5 $\mu A / ^\circ C$**
 $\approx +0.2\% / ^\circ C$

2 - Assuming h_{FE} grows at $0.4\% / ^\circ C$:
 @ This effect (part b), don't double this to 1%. But that's 1% of $h_{FE} \approx 60 \Rightarrow +0.02\% \approx 10\%$

AE2-3

E. Choose C_{in} for low-freq 3dB point at 100Hz




A. Choose R_c for quiescent current given V_{cc} and V_c'

C. Calculate V_E , and V_B

B. Choose R_E for gain of 15 ($\frac{R_c}{R_E}$)

D. Choose base bias resistors to provide V_B , with impedance $\approx \frac{1}{10} h_{FE} R_E$

AE4.




C_2 should be large enough that the bootstrap works down to the amplifier's 3dB point.

$C_2 > 0.68 \mu F$ (same calc. as above).

Z_{in} is now at least $10 \times$ larger so $C_1 = 0.68 \mu F$ is fine.

AE5.



Differential Gain, $G_{diff} = \frac{R_c}{2(R_E + r_e)} = 50$


Want $\sim 7V$ across R_c to allow a large swing (inputs near ground)

$\Rightarrow R_c = 7V / 0.1mA = 68k\Omega$

$\Rightarrow R_E + r_e = R_c / 100 = 680\Omega$

$r_e = 25 / 0.1mA = 250\Omega$

$\Rightarrow R_E = 470\Omega$



a) $G_{diff} = \frac{R_c}{2r_e} = \frac{R_c I_c (mA)}{50} = 20$


b) Replace current source with:

Current through long-tail pair is now:

$$2I_c = \frac{(V_2 - 0.6 + 15)}{R_E}$$

With $R_E = 4.7k$:

$$I_c = \frac{(V_2 + 14.4)}{10} \text{ mA.}$$



The gain is now $G = \frac{R_c I_c}{50} = \frac{1000 (V_2 + 14.4)}{50 \cdot 10} = \frac{V_{out}}{V_+}$

$\Rightarrow V_{out} = 2 V_+ (V_2 + 14.4)$

The multiplier is subject to the constraints:

- i) V_+ near ground
- ii) $-14 < V_2 < \min(V_+, 0)$

AE7.a) $I_c = 1 \text{ mA}$ $r_e = 25 \Omega$

$Z_{in} = 100 \times 25 \Omega \parallel 1k \parallel < 100 \Omega = < 100 \Omega$ (setting of the variable resistor)

b) $G = \frac{10k}{25 \Omega} = 400$

c) Same as 2.9: 8.3 deg C.

AE8. The base current of Q_2 is equal to that of Q_1 , since they have the same I_c and same β (matched).

This current is mirrored by Q_3 and Q_4 and used to drive the base of Q_1 .

So with no input applied, Q_1 is biased into conduction (this is not true for a normal diff. input stage), and the additional (+ve or -ve) current supplied when the input is connected is what is amplified.

i.e. the input draws no bias current from the signal source.