Part 1

(a) Let’s start from where we left off last week. We finished off by putting together eight D-type flip-flops (with enable pins) to make an 8-bit counter, whose Q values were displayed on the green LEDs of the BASYS2 board. It eventually became somewhat tedious to have to clock the counter by hand. Let’s fix that.

The BASYS2$^1$ board includes a 50 MHz on-board clock, which is wired to the mclk input of the FPGA. 50 MHz is a good speed for a serious electronics project, but it’s too fast for us to see (by eye, without using an oscilloscope) what’s happening while we’re just learning about digital circuits. Let’s find a way to slow it down to a more reasonable speed.

Suppose that you clocked your 8-bit counter from last week at frequency $f = 1$ Hz. Then bit 0 of the counter would toggle at frequency $f/2$, bit 1 would toggle at $f/4$, ..., and bit 7 would toggle at $f/256$. For this reason, a single D-type flip-flop whose D input is connected to the NOT of its own Q output is called a “divide-by-two,” because it is effectively dividing the clock frequency in half. The 8-bit counter divides the clock frequency by 256.

Let’s make an 18-bit counter, to divide 50 MHz down to about 191 Hz, which will let us build circuits whose effects we can begin to see with our eyes. By clocking last week’s 8-bit counter with the resulting 191 Hz clock, we will find that bit 7 of this 8-bit counter (which is connected to LED7 on the board) blinks with a period of 1.34 seconds.

```verilog
//
// lab25_part1.v
// Verilog source code for Lab 25 (part 1)
// PHYS 364, UPenn, fall 2014
//
//
'default_nettype none

module lab25_part1 (rpm)
   input mclk, // 50 MHz clock built into the BASYS2 board
   output [6:0] seg, // red 7-segment display to draw numbers & letters
```
output dp, // decimal point for 7-seg (0=ON, 1=OFF)
output [3:0] an, // shared LED anode signal per 7-seg digit (0=ON)
output [7:0] led, // 8 green LEDs, just above sliding switches
input [7:0] sw, // 8 sliding switches (up=1, down=0)
input [3:0] btn, // 4 push buttons (normal=0, pushed=1)
input [4:1] ja, // 4 pins (JA, NW corner) can connect to breadboard
input [4:1] jb, // 4 pins (JB) can connect to breadboard
input [4:1] jc, // 4 pins (JC) can connect to breadboard
input [4:1] jd // 4 pins (JD, NE corner) can connect to breadboard
);

// This counter will count 0..262143 over and over again,
// using the 50 MHz on-board oscillator as its clock input
wire [17:0] count18bit;
counter_18bit mycounter1 (count18bit, mclk);

// Now we can use bit 17 of the clock to get a frequency
// (50 MHz) / (262144) = 190.7 Hz
wire clk191Hz = count18bit[17];

// Now instead of using the 'Q' output of the SR latch as
// a clock for the 8-bit counter's flip-flops, as we did
// last week, let's use our new 191 Hz clock instead.
wire clock = clk191Hz;

// The rest of this module is the same as it was at the end of
// last week's lab.

// Now we set up 8 D-type flip-flops that have an additional
// input wire called ENABLE. If ENABLE is TRUE, then the
// flip-flop behaves exactly as an ordinary DFF. But if ENABLE
// is FALSE, then the DFF does nothing.

// Now we connect each flip flop's D input to the NOT of its own
// Q output. So if ENABLE is asserted, the flip-flop just toggles
// back and forth between 0 and 1. But if ENABLE is deasserted,
// the flip-flop does nothing.
wire q7, q6, q5, q4, q3, q2, q1, q0;
wire d7 = ~q7;
wire d6 = ~q6;
wire d5 = ~q5;
wire d4 = ~q4;
wire d3 = ~q3;
wire d2 = ~q2;
wire d1 = ~q1;
wire d0 = ~q0;
// Here is the tricky part: the first flip flop is always enabled.
// The second flip flop is only enabled if the first one is HIGH.
// The third flip flop is only enabled if the first two are HIGH.
// The fourth is only enabled if the first three are HIGH. Etc.
wire e0 = 1;
wire e1 = q0;
wire e2 = q0 & q1;
wire e3 = q0 & q1 & q2;
wire e4 = q0 & q1 & q2 & q3;
wire e5 = q0 & q1 & q2 & q3 & q4;
wire e6 = q0 & q1 & q2 & q3 & q4 & q5;
wire e7 = q0 & q1 & q2 & q3 & q4 & q5 & q6;
dffe mydff0 (q0, clock, d0, e0);
dffe mydff1 (q1, clock, d1, e1);
dffe mydff2 (q2, clock, d2, e2);
dffe mydff3 (q3, clock, d3, e3);
dffe mydff4 (q4, clock, d4, e4);
dffe mydff5 (q5, clock, d5, e5);
dffe mydff6 (q6, clock, d6, e6);
dffe mydff7 (q7, clock, d7, e7);

// Display the 8 flip flops’ Q values on the 8 green LEDs.
assign led[7] = q7;
assign led[6] = q6;
assign led[5] = q5;
assign led[4] = q4;
assign led[3] = q3;
assign led[2] = q2;
assign led[1] = q1;
assign led[0] = q0;

// These outputs are currently unused, but I connect them
// anyway to keep the compiler from complaining.
assign seg[6:0] = 0;
assign dp = 0;
assign an[3:0] = ~btn[3:0];
endmodule

// This is one way (somewhat tedious) to make an 18-bit
// counter, by using 18 DFFE’s, each of whose D inputs
// is wired to the NOT of its own Q output.
module counter_18bit (output [17:0] q, input clk);
wire [17:0] enable;
assign enable[ 0] = 1;
assign enable[ 1] = q[0];
assign enable[ 3] = q[ 2:0]=='b111;
assign enable[ 5] = q[ 4:0]=='h1f;
assign enable[ 6] = q[ 5:0]=='h3f;
assign enable[ 7] = q[ 6:0]=='h7f;
assign enable[ 8] = q[ 7:0]=='hff;
assign enable[ 9] = q[ 8:0]=='h1ff;
assign enable[10] = q[ 9:0]=='h3ff;
assign enable[13] = q[12:0]=='h1fff;
assign enable[14] = q[13:0]=='h3fff;
assign enable[15] = q[14:0]=='h7fff;
assign enable[16] = q[15:0]=='hffff;
assign enable[17] = q[16:0]=='h1ffff;

// Every 'D' input is the NOT of the corresponding 'Q' output
wire [17:0] d = ~q[17:0];
dffe mydff0 (q[ 0], clk, d[ 0], enable[0]);
dffe mydff1 (q[ 1], clk, d[ 1], enable[1]);
dffe mydff2 (q[ 2], clk, d[ 2], enable[2]);
dffe mydff3 (q[ 3], clk, d[ 3], enable[3]);
dffe mydff4 (q[ 4], clk, d[ 4], enable[4]);
dffe mydff5 (q[ 5], clk, d[ 5], enable[5]);
dffe mydff6 (q[ 6], clk, d[ 6], enable[6]);
dffe mydff7 (q[ 7], clk, d[ 7], enable[7]);
dffe mydff8 (q[ 8], clk, d[ 8], enable[8]);
dffe mydff9 (q[ 9], clk, d[ 9], enable[9]);
dffe mydff10 (q[10], clk, d[10], enable[10]);
dffe mydff11 (q[11], clk, d[11], enable[11]);
dffe mydff12 (q[12], clk, d[12], enable[12]);
dffe mydff13 (q[13], clk, d[13], enable[13]);
dffe mydff14 (q[14], clk, d[14], enable[14]);
dffe mydff15 (q[15], clk, d[15], enable[15]);
dffe mydff16 (q[16], clk, d[16], enable[16]);
dffe mydff17 (q[17], clk, d[17], enable[17]);

dmodule dffe (output q, input clk, input d, input enable);
    reg q_reg;
    always @(posedge clk) if (enable) q_reg <= d;
    assign q = q_reg;
endmodule

// Verilog idiom for D-type flip-flop with ENABLE feature

You can find a .zip archive containing a Xilinx ISE project file for this program at the URL http://positron.hep.upenn.edu/wja/p364/2014/files/lab25.zip. You can find just
 Compile the above program, load it into your board, and verify that LED7 blinks with a period of about 1.34 seconds (i.e. check visually that it is a little bit slower than 1 Hz).

(b) Now let’s try a slightly different way of making an 8-bit counter. First, we’ll define a module called `dffe_8bit`, which will make an 8-bit version of a D-type flip-flop. Add the following module to the bottom of your Verilog file, by typing in this dozen or so lines of code. You can omit the comments, to save a few keystrokes.

```verilog
// Implement an 8-bit D-type flip-flop, with 'enable' and 'reset' inputs
module dffe_8bit (output [7:0] q, input clk, input [7:0] d,
                   input enable, input reset);

// if 'reset' is asserted, then the data input to the eight
// flip-flops will be all zeros; otherwise, the data input
// will just be d[7:0]
wire [7:0] data = (reset ? 0 : d[7:0]);
dffe mydff0 (q[0], clk, data[0], enable);
dffe mydff1 (q[1], clk, data[1], enable);
dffe mydff2 (q[2], clk, data[2], enable);
dffe mydff3 (q[3], clk, data[3], enable);
dffe mydff4 (q[4], clk, data[4], enable);
dffe mydff5 (q[5], clk, data[5], enable);
dffe mydff6 (q[6], clk, data[6], enable);
dffe mydff7 (q[7], clk, data[7], enable);
endmodule
```

Next, replace the last few dozen lines of the main `lab25_part1` module (starting from just below the `wire clock = clk191Hz;` line, and ending with the first `endmodule` line) with the following code. Again, you can omit the comments if you wish.

```verilog
// The rest of this module WAS the same as it was at the end of
// Lab 24, BUT WE ARE REPLACING IT NOW

// Use 8-bit-wide D-type flip-flop to make an 8-bit counter
// The 'enable' is controlled by a sliding switch
wire slowcount_enable = !sw[0];

// A push-button can 'reset' the counter back to zero
wire slowcount_reset = btn[0];

// These wires hold the current counter value
wire [7:0] slowcount;

// These wires hold the next value to be loaded into the counter
wire [7:0] slowcount_nextvalue = slowcount + 1;

// Instantiate the 8-bit-wide flip-flop
dffe_8bit mydffe8bit1 (slowcount[7:0], // Q outputs
```

By defining an 8-bit-wide flip-flop, we can make a counter with much less hassle than with eight individual DFFE’s. On each new clock cycle, the $D[7:0]$ inputs for the flip-flop are just given by the new value ($Q[7:0] + 1$). We can do this because, as we saw in the reading, Verilog knows how to express the addition of two integers in terms of the corresponding logic gates.

**Recompile this new program** and load it into your board. Check that it still counts, with the slowest LED blinking a bit slower than 1 Hz.

Also, check that when you slide one of the switches (which one?) to a certain position (what position?), the counter stops counting. It resumes counting when you slide the switch back.
Also, check that when you press one of the buttons (which one?), the counter is “reset” back to zero. Look inside the `dfe_8bit` module to make sure you understand how we got this reset feature to work (basically by using a multiplexer).

Can you see how all of this works inside the Verilog code?

Can you envision what the internal schematic diagram for all of this would look like, if built up out of individual logic gates? (Don’t try too hard at this. Just try to imagine vaguely how the Verilog turns into logic gates.)
Part 2
 Modify your program from Part 1 so that LED7 blinks at 1.00 Hz, i.e. get the frequency to within about a percent of exactly 1 Hz. Here’s a hint: modify the rule for the next value that the slow counter will take. If the current value of the counter is 190, you want the next value to be 0. Otherwise, you want the next value to be the current value plus one, as it is now. You can achieve this by “multiplexing,” using the “ternary operator” from the reading, i.e. the expression \((\text{condition} \ ? \ \text{valueA} : \ \text{valueB})\).

Compile your program, load it into the board, and check that you get a frequency of 1 Hz from LED7. Briefly summarize your modifications here:

Now define a new wire called \(\text{clk1Hz}\) and connect it to bit 7 of your “slow” counter, like this:

```plaintext
wire \text{clk1Hz} = \text{slowcount}[7];
```

Now let’s use this \(\text{clk1Hz}\) signal as the clock for another 8-bit counter, so that it will count up at a frequency of 1 Hz: one mississippi, two mississippi, three mississippi, etc.

The code should look something like the following, which would go just below the code that instantiates \text{mydffe8bit1}. Remember not to assign the \text{led}[7:0] outputs twice. The last line replaces the existing LED assignment.

```plaintext
// Make a new clock that ticks at just 1 Hz
wire \text{clk1Hz} = \text{slowcount}[7];
// Make a new counter that counts at 1 Hz
wire [7:0] \text{count1Hz};
wire [7:0] \text{count1Hz_next} = \text{count1Hz} + 1;
dffe_8bit \text{mydffe8bit2} (\text{count1Hz}[7:0], // Q outputs
                           \text{clk1Hz}, // clock input
                           \text{count1Hz_next}[7:0], // D inputs
                           1, // 'enable' input
                           \text{btn}[1]); // 'reset' input

// Display the VERY slow counter on the 8 green LEDs.
assign \text{led}[7:0] = \text{count1Hz}[7:0];
```
Assuming that you did as I did and connected \texttt{btn[1]} to the reset line for \texttt{count1Hz}'s \texttt{dffe_8bit}, while leaving \texttt{btn[0]} connected to the reset line for \texttt{slowcount}, what do these two reset buttons do?

Can you see the effect of pressing \texttt{btn[0]} about three-quarters of a second after the LEDs have changed value? Why does this happen? What if you hold down \texttt{btn[0]}?
Do you notice something odd about using $\text{btn}[1]$ to reset the count displayed by the LEDs? How long do you have to hold it down before it takes effect? Why does it generally not work if you only press it for a small fraction of a second?

Use an SR latch to make $\text{btn}[1]$ reliably reset $\text{count1Hz}$, even if you only press the button for an instant. The latch should be set by the button’s being pressed and reset by $(\text{count1Hz}==0)$. The output of this SR latch should then be the reset signal for $\text{count1Hz}$’s $\text{dffe}_8$ bit. Describe your solution below. Here’s how we coded an SR latch last week:

```verbatim
module sr_latch (output q, input s, input r);
    wire qbar;
    nor mynor1 (q, r, qbar);
    nor mynor2 (qbar, s, q);
endmodule
```
Part 3

Now let’s display the lowest four bits of `count1Hz` on the 7-segment LED display. The connections for the 7-segment display look something like this image from the BASYS2 reference manual:

![7-segment display diagram](image)

The top segment (“A” on the diagram) is driven by `led[0]`. The upper-right segment (“B”) is driven by `led[1]`. And so on for C, D, E, F, G. Note that `assign led[0] = 1;` turns OFF the top segment, and `assign led[3] = 0;` turns ON the bottom segment, etc. This is because the FPGA outputs are connected to the lower-voltage sides (cathodes) of the diodes, not the higher-voltage sides (anodes). The higher-voltage sides (anodes) are connected to the `an[3:0]` FPGA pins, in a way that we will see below.

Modify the assignment for `an[3:0]` to this (I’ll explain below):

4. `assign an[0] = slowcount[6:5] != 0;`

Also modify the bottom dozen or so lines of the `lab25_part1` module (starting just after the line that reads `assign led[7:0] = count1Hz[7:0];`) so that they look like the following:

```verilog
assign an[0] = slowcount[6:5] != 0;
```
wire [3:0] digit = count1Hz[3:0];

wire [6:0] seg_is_on;

assign seg_is_on[0] = (digit==0) || (digit==2) || (digit==3) || (digit==5) || (digit==6) || (digit==7) || (digit==8) || (digit==9) || (digit=='hA) || (digit=='hC) || (digit=='hE) || (digit=='hF);

assign seg_is_on[6:1] = 0;

assign seg[6:0] = ~seg_is_on[6:0];

assign dp = 0;

assign an[3] = slowcount[6:5]!=3;
assign an[2] = slowcount[6:5]!=2;
assign an[1] = slowcount[6:5]!=1;
assign an[0] = slowcount[6:5]!=0;

I wrote the logic for you for seg_on[0]. You need to write your own logic for seg_on[1] ... seg_on[6]. When you think you have it, compile the program and load it into your board. Briefly summarize here the lines you added to the program.
The next modification we’ll make is to take four digits’ worth of input bits (i.e. 16 bits) and to use them to drive all four digits of your 7-segment LED displays. Since time may be running short, I’ve provided a complete Verilog file for this purpose at http://positron.hep.upenn.edu/wja/p364/2014/files/lab25_part4.v.

```verilog
module lab25_part4

input mclk, // 50 MHz clock built into the BASYS2 board
output [6:0] seg, // red 7-segment display to draw numbers & letters
output dp, // decimal point for 7-seg (0=ON, 1=OFF)
output [3:0] an, // shared LED anode signal per 7-seg digit (0=ON)
output [7:0] led, // 8 green LEDs, just above sliding switches
input [7:0] sw, // 8 sliding switches (up=1, down=0)
input [4:1] btn, // 4 push buttons (normal=0, pushed=1)
input [4:1] ja, // 4 pins (JA, NW corner) can connect to breadboard
input [4:1] jb, // 4 pins (JB) can connect to breadboard
input [4:1] jc, // 4 pins (JC) can connect to breadboard
input [4:1] jd // 4 pins (JD, NE corner) can connect to breadboard
);
```

```verilog
// This counter will count 0..262144 over and over again,
// using the 50 MHz on-board oscillator as its clock input
wire [17:0] count18bit;
counter_18bit mycounter1 (count18bit, mclk);

// Now we can use bit 17 of the clock to get a frequency
// (50 MHz) / (262144) = 190.7 Hz
wire clk191Hz = count18bit[17];

// Now instead of using the 'Q' output of the SR latch as a clock
// for the 8-bit counter’s flip-flops, we use our new 191 Hz clock.
wire clock = clk191Hz;

// Use 8-bit-wide D-type flip-flop to make an 8-bit counter
// The 'enable' is controlled by a sliding switch
wire slowcount_enable = !sw[0];
// A push-button can 'reset' the counter back to zero
wire slowcount_reset = btn[0];
// These wires hold the current counter value
wire [7:0] slowcount;
// These wires hold the next value to be loaded into the counter
```

wire [7:0] slowcount_nextvalue = (slowcount==191 ? 0 : slowcount+1);

// Instantiate the 8-bit-wide flip-flop
dffes8bit mydffe8bit1 (slowcount[7:0],  // Q outputs
clk191Hz,  // clock input
slowcount_nextvalue,  // D inputs
slowcount_enable,  // 'enable' input
slowcount_reset);  // 'reset' input

// Make a new clock that ticks at just 1 Hz
wire clk1Hz = slowcount[7];

// Make a new counter that counts at 1 Hz
wire [7:0] count1Hz;
wire [7:0] count1Hz_next = count1Hz + 1;
dffe8bit mydffe8bit2 (count1Hz[7:0],  // Q outputs
clk1Hz,  // clock input
count1Hz_next[7:0],  // D inputs
1,  // 'enable' input
btn[1]);  // 'reset' input

// Display the VERY slow counter on the 8 green LEDs.
assign led[7:0] = count1Hz[7:0];

// Instantiate 'display4digits' module to drive 7-segment display
wire [3:0] digit0, digit1, digit2, digit3, dots;  // each is a 4-bit vector
wire [0:1] count0123;
display4digits myd4d1 (seg[6:0], dp,  // module outputs to drive the FPGA
an[3:0],  // pins for 7-segment display
count0123[1:0],  // 2-bit counter to ping-pong digits
digit0[3:0],  // value to display on right digit
digit1[3:0],  // each digit can display a
digit2[3:0],  // 4-bit number in hexadecimal
digit3[3:0],  // value to display on left digit
dots[3:0]);  // what to send to the 4 'dp' dots

// Connect useful values to the inputs of 'myd4d1'
assign count0123[1:0] = slowcount[5:4];
assign digit0[3:0] = 1;
assign digit1[3:0] = 2;
assign digit2[3:0] = 3;
assign digit3[3:0] = 4;
assign dots[3:0] = btn[3:0];
endmodule

// This module drives the FPGA outputs ('seg', 'dp', 'an') that connect
// to the 4-digit 7-segment LED display. The display actually contains
// 32 separate LEDs (7 segments plus decimal, for each of 4 digits), but
// uses just 12 FPGA pins to drive them. The trick is to illuminate only
// one of the four digits at a time, but to alternate between the four
// digits so quickly that the human eye doesn't notice. The wire 'an[i]'
// connects to the anodes (positive sides) of all 8 LEDs on segment #i,
// while the wire 'seg[j]' connects to the cathodes (negative sides) of
// segment #j for all four digits. The 'dp' wire connects to the cathodes
// of all four decimal points.
display4digits(output [6:0] seg,  // 7-segment LED cathodes
    output decimalpoint, // decimal-point cathodes
    output an[3:0],  // pins for 7-segment display
    output count0123[1:0],  // 2-bit counter to ping-pong digits
    output digit0[3:0],  // value to display on right digit
    output digit1[3:0],  // each digit can display a
    output digit2[3:0],  // 4-bit number in hexadecimal
    output digit3[3:0],  // value to display on left digit
    output dots[3:0]);  // what to send to the 4 'dp' dots
endmodule
output [3:0] anode, // one anode per LED digit
input [1:0] count0123, // which digit to light up now
input [3:0] digit0, // bits for right-hand digit
input [3:0] digit1, // each digit value goes
input [3:0] digit2, // from 0 to F (hexadecimal)
input [3:0] digit3, // bits for left-hand digit
input [3:0] dots); // inputs for 4 DP dots
assign decimalpoint = (count0123==0) ? ~dots[0] :
                      (count0123==1) ? ~dots[1] :
// Each digit’s anode is driven HIGH (by an external PNP transistor)
// whenever the corresponding an[] bit is driven LOW by the FPGA; by
// illuminating one digit at a time in sequence, we can make all four
data appear to be always lit, but appearing to be displaying
// distinct digit values simultaneously
assign anode[0] = ~(count0123==0);
assign anode[1] = ~(count0123==1);
assign anode[2] = ~(count0123==2);
assign anode[3] = ~(count0123==3);
// We need to go ping-pong (4-way ping-pong) between the four input
data, to decide which digit we are currently converting into
// the corresponding 7 segments
wire [3:0] digit = (count0123==0) ? digit0 :
                  (count0123==1) ? digit1 :
                  (count0123==2) ? digit2 : digit3 ;
// Create wires that are '1' when corresponding segment is ON:
// seg 0=north, 1=NE, 2=SE, 3=south, 4=SW, 5=NW, 6=center
wire [6:0] seg_is_on =
  // I thought you might enjoy this different way of decoding
  // the numbers 0..F into the 7-segment ON/OFF pattern. But
  // there is a bug here in the display of the 'F' digit: can
  // you find a way to fix it?
    (digit==0) ? 'b0111111 :
    (digit==1) ? 'b0000110 :
    (digit==2) ? 'b1011011 :
    (digit==3) ? 'b1001111 :
    (digit==4) ? 'b1100110 :
    (digit==5) ? 'b1101101 :
    (digit==6) ? 'b1111101 :
    (digit==7) ? 'b0000111 :
    (digit==8) ? 'b1111111 :
    (digit==9) ? 'b1101111 :
    (digit==’hA) ? 'b1110111 :
    (digit==’hb) ? 'b1111100 :
    (digit==’hC) ? 'b0111001 :
    (digit==’hd) ? 'b1011110 :
    (digit==’hE) ? 'b1111001 :
    'b1000111 ;
// Each digit’s corresponding LED segment lights up when its
// 'seg' bit is LOW, which drives that LED’s cathode to ground
assign seg[6:0] = ~seg_is_on[6:0];
endmodule
// 18-bit counter: internally uses 18-bit-wide D-type flip-flop
module counter_18bit (output [17:0] q, input clk);
    wire [17:0] d = q + 1;
dffe_18bit myff (.q(q), .clk(clk), .d(d), .enable(1), .reset(0));
endmodule

// 8-bit D-type flip-flop, with 'enable' and 'reset' inputs
module dffe_8bit (output [7:0] q, input clk, input [7:0] d,
    input enable, input reset);
    // if 'reset' is asserted, then the data input to the eight
    // flip-flops will be all zeros; otherwise, the data input
    // will just be d[7:0]
    wire [7:0] data = (reset ? 0 : d);
    reg [7:0] q_reg;
    always @ (posedge clk) if (enable) q_reg <= data;
    assign q = q_reg;
endmodule

// 18-bit D-type flip-flop, with 'enable' and 'reset' inputs
module dffe_18bit (output [17:0] q, input clk, input [17:0] d,
    input enable, input reset);
    wire [17:0] data = (reset ? 0 : d);
    reg [17:0] q_reg;
    always @ (posedge clk) if (enable) q_reg <= data;
    assign q = q_reg;
endmodule
Compile the above Verilog program and load it into your board. You should see 4321 displayed on the four digits of the 7-segment display.

Carefully read through the comments in the new `display4digits` module and look again at the illustrations (on this page and on the next page) for how the 7-segment display is connected. See if you can understand how the FPGA manages to drive all four digits. Explain here very briefly how it works:
Now make one small change to the assignment of `count0123` in the top-level module (where it says “Connect useful values to the inputs of `myd4d1`”) so that the FPGA alternates between the four different digits so quickly that your eye can’t even detect the motion: make it update so quickly that it looks as if all four digits are displayed simultaneously. Hint: making it update about sixteen times as fast is a very easy way to do this. Recompile and see if “4321” now seems to be constantly illuminated.

**Briefly describe** what you did:
Now connect the digit0...digit3 inputs of the display4digits module so that the right-hand pair of digits displays the 8-bit counter that is ticking at 1 Hz (the same counter that drives the green LEDs), and so that the left-hand pair of digits displays the 8-bit value set by the eight sliding switches.

When you load this into your board, you should see the right two digits ticking at 1 Hz. You should be able to manipulate the sliding switches to change the left two digits. But notice that sw[0] is still also connected to the slowcount_enable wire, so sliding that switch up will stop the clock, which stops all of the action.

Notice that there is a bug in my logic for displaying the F digit to the 7-segment display. As I have it currently coded, the F digit displays backwards. Find and fix my bug, and make the letter F display correctly. Describe your fix.

Now that we have all four digits working correctly, we will make use of this display in the upcoming labs.
Extra challenge!

If you have time, see if you can modify this circuit so that it displays, on the 16-bit 4-digit hexadecimal display, the sequence of Fibonacci numbers, from 1 (hexadecimal 0001) through 46368 (hexadecimal B520). To make this work, you will probably need a pair of 16-bit-wide D-type flip-flops. Don’t worry about having your output make sense once the numbers get too big to fit into 16 bits. Instead, use one of the buttons to provide a reset input for your circuit. Display each new Fibonacci number for one second.

Here is Mathematica’s calculation of the expected output of your program, shown both in decimal and in hexadecimal.

\[
\text{Map[Function[i, \{Fibonacci[i], \text{BaseForm[Fibonacci[i], 16]\}], Range[24]}}
\]

\[
\begin{pmatrix}
1 & 1_{16} \\
1 & 1_{16} \\
2 & 2_{16} \\
3 & 3_{16} \\
5 & 5_{16} \\
8 & 8_{16} \\
13 & d_{16} \\
21 & 15_{16} \\
34 & 22_{16} \\
55 & 37_{16} \\
89 & 59_{16} \\
144 & 90_{16} \\
233 & e9_{16} \\
377 & 179_{16} \\
610 & 262_{16} \\
987 & 3db_{16} \\
1597 & 63d_{16} \\
2584 & a18_{16} \\
4181 & 1055_{16} \\
6765 & 1a6d_{16} \\
10946 & 2ac2_{16} \\
17711 & 452f_{16} \\
28657 & 6ff1_{16} \\
46368 & b520_{16}
\end{pmatrix}
\]

If you make this work, email it to ashmansk@hep.upenn.edu for extra credit. Be sure to CC your lab partner if you worked together.